

**TRIPLE SAMPLE SENSING FOR MAGNETIC RANDOM ACCESS MEMORY
(MRAM) WITH SERIES DIODES**

1 **CROSS-REFERENCES TO RELATED APPLICATIONS**

2 This application is related to U.S. Patent Application to Fred Perner et al., entitled
3 “EQUI-POTENTIAL SENSING MAGNETIC RANDOM ACCESS MEMORY
4 (MRAM) WITH SERIES DIODES” (Attorney Docket No. HP 100111474), filed on
5 same date herewith, and to U.S. Patent Application to Fred Perner et al., entitled
6 “MEMORY CELL ISOLATION” (Attorney Docket No. HP 100111473), also filed on
7 same date herewith. These applications are incorporated herein in their entirety by
8 reference.

9 **BACKGROUND**

10 The related art discloses non-volatile magnetic random access memory (MRAM)
11 cells that are positioned in an array 10, as illustrated in FIG. 1. The array 10 includes a
12 plurality of word lines 20 that extend along rows of the array 10 and a plurality of bit
13 lines 30 that extend along columns of the array 10. The word lines 20 and bit lines 30, at
14 criss-cross each other and intersect. Between the word lines 20 and bit lines 30, at
15 locations where they intersect, are included MRAM memory cells 40 that each include a
16 magnetic tunnel junction (MTJ) 50 and a silicon junction diode 60 (illustrated in FIG. 2).

17 FIG. 2 illustrates a side perspective view of an MRAM memory cell 40 as
18 disclosed in the related art. FIG. 2 shows an n-type silicon layer 70 in contact with a
19 word line 20 (not shown). On top of the n-type silicon layer 70 is a p-type silicon layer
20 80 that, together with the n-type silicon layer 70, make up the silicon junction diode 60.
21 Adjacent to this silicon junction diode 60 is formed a tungsten stud layer 90 and a
22 template layer 100. Above the template layer 100 are a ferromagnetic layer 110, an anti-
23 ferromagnetic layer 120, a fixed ferromagnetic layer 130, a tunneling barrier layer 140, a
24 soft ferromagnetic layer 150, and a contact layer 160 that provides an electrical contact to
25 a bit line 30 (shown in FIG. 1).

26 In operation, the MRAM memory cell 40 has data bits written to it and read from
27 it. Initially, the MRAM memory cell 40 may be in a first resistance state, also known as a
28 parallel state, where the soft ferromagnetic layer 150 is in a first direction of
29 magnetization that is the same direction of magnetization as that of the fixed
30 ferromagnetic layer 130. Alternately, the MRAM memory cell 40 may be in a second
31 resistance state, also known as an anti-parallel state, where the soft ferromagnetic layer

1 150 is in a second direction of magnetization that is different from the direction of
2 magnetization of the fixed ferromagnetic layer 130.

3 When writing to an MRAM memory cell 40 in the array 10, potentials are applied
4 to both the word line 20 and bit line 30 that are adjacent to the MRAM memory cell 40.
5 These potentials generate currents that travel through the word line 20 and the bit line 30
6 to which they are applied. These currents, in turn, generate magnetic fields that are
7 coupled to the selected MRAM memory cell 40 and that are of a sufficient combined
8 magnitude to alter the direction of magnetization of the soft ferromagnetic layer 150.
9 Hence, when being written to, the MRAM memory cell 40 may experience a measurable
10 increase in resistance if the coupled magnetic fields change the cell 40 from the first
11 resistance state to the second resistance state. On the other hand, if the MRAM memory
12 cell 40 is changed, by the coupled magnetic fields, from the second resistance state to the
13 first resistance state, the cell 40 will experience a measurable decrease in resistance.

14 In other words, the resistance of an MRAM memory cell 40 is a function of the
15 relative directions of magnetization of the fixed ferromagnetic layer 130 and of the soft
16 ferromagnetic layer 150. When the directions of magnetization are parallel, the resistance
17 is measurably lower than the when the directions of magnetization are anti-parallel.

18 During a reading step, the resistance of the MRAM memory cell 40 is detected by
19 passing an amount of current through the MRAM memory cell 40. Then, the resistance
20 of the cell 40 is monitored and, by sensing whether the MRAM memory cell 40 is in a
21 high resistance state or a low resistance state, it is possible to determine whether the
22 MRAM memory cell 40 is in the parallel or anti-parallel state. In other words, it is
23 possible to determine whether the MRAM memory cell 40 contains a "0" data bit or a "1"
24 data bit.

25 Among the disadvantages of the devices illustrated in FIGS. 1 and 2 is the fact
26 that many diodes 60 and MRAM memory cells 40 are typically included in an array 10
27 and that the diodes 60 and MRAM memory cells 40 may not have a tight distributions of
28 resistances values. Hence, what may be a resistance value for the high resistance state in
29 one MRAM memory cell 40 may be the resistance value for the low resistance state in
30 another MRAM memory cell 40. In the absence of a tight distribution of resistances
31 values, the data bits in the MRAM memory cells 40 may be read erroneously.

32 SUMMARY

33 A data storage device consistent with the present invention includes an array of
34 resistive memory cells and a set of diodes electrically connected in series to a plurality of

1 memory cells in the array. A plurality of word lines extend along rows of the array and a
2 plurality of bit lines extend along columns of the array. A first selected memory cell in
3 the array is positioned between a first word line in the plurality of word lines and a first
4 bit line in the plurality of bit lines. A circuit is electrically connected to the array and
5 capable of monitoring a signal current flowing through the first selected memory cell and
6 comparing the signal current to an average reference current in order to determine which
7 of a first resistance state and a second resistance state the first selected memory cell is in.

8 A method consistent with the present invention senses a resistance state of a first
9 selected memory cell in a data storage device that includes an array of resistive memory
10 cells. The method includes providing a set of diodes electrically connected in series to a
11 plurality of memory cells in the array, sensing a signal current flowing through the first
12 selected memory cell with the array, comparing the signal current to an average reference
13 current, and determining which of a first resistance state and a second resistance state the
14 first selected memory cell is in by comparing the signal current to the reference current.

15 DESCRIPTION OF THE DRAWINGS

16 Data storage devices and methods will be described, by way of example, in the
17 description of exemplary embodiments, with particular reference to the accompanying
18 drawings in which like numerals refer to like elements and:

19 FIG. 1 illustrates a plan view of an array of MRAM memory cells according to
20 the related art;

21 FIG. 2 illustrates a side perspective view of an MRAM memory cell according to
22 the related art;

23 FIG. 3 illustrates a plan view of a resistive memory cell array, circuitry
24 electrically connected to the array, equivalent circuits representing components in the
25 array, and current paths in the array;

26 FIG. 4 illustrates a side perspective view of one embodiment of a resistive
27 memory cell that may be included in the array illustrated in FIG. 3;

28 FIG. 5 illustrates a side perspective view of two resistive memory cells in a
29 stacked configuration; and

30 FIGS. 6A-B include a flowchart of methods that may be used to read data from a
31 data storage device.

32 DETAILED DESCRIPTION

33 FIG. 3 illustrates an array 165 of resistive memory cells 170. The array 165
34 includes one selected word line 180, one selected bit line 190, and one selected resistive

1 memory cell 175, located at the intersection of the selected word line 180 and the selected
2 bit line 190. The array 165 also includes numerous unselected word lines 200, numerous
3 unselected bit lines 210, and a plurality of unselected resistive memory cells 170,
4 positioned at the intersections of word lines 180, 200, and bit lines 190, 210.

5 FIG. 3 also illustrates a circuit that is electrically connected to the array 165. The
6 circuit illustrated includes a voltage source 220 that is electrically connected to the
7 selected word line 180. The circuit illustrated also includes a sense amplifier 230 that is
8 electrically connected to the selected bit line 190 and a triple sample (TS) counter 240
9 that is electronically connected to the sense amplifier 230. The triple sample counter 240
10 can emit an output signal 250.

11 FIG. 4 illustrates one possible resistive memory cell 170 configuration that may
12 be used in the array 165 illustrated in FIG. 3. A diode 260 is illustrated at the bottom of
13 FIG. 4, and an MRAM memory cell 265 is illustrated adjacent to the diode 260. Both the
14 MRAM memory cell 265 and the diode 260 may be positioned between a word line 180,
15 200 and a bit line 190, 210. Further, the diode 260 and the MRAM memory cell 265 may
16 be electronically connected in series with each other.

17 The diode 260 may be a thin-film diode made from any material known in the art
18 and may take any geometry known in the art. The MRAM memory cell 265 may include
19 the fixed ferromagnetic layer 130, tunnel junction 270, and soft ferromagnetic layer 150
20 illustrated in FIG. 4. In addition, the MRAM memory cell 265 may include any of the
21 layers illustrated in FIG. 3 and any additional layers that one skilled in the art would
22 know to use in conjunction with, or as a part of, an MRAM memory cell 265.

23 FIG. 5 illustrates a configuration of a data storage device wherein two resistive
24 memory cells 170 are stacked upon each other and wherein both resistive memory cells
25 170 are MRAM memory cells 265. The MRAM memory cell 265 illustrated in the lower
26 portion of FIG. 5 is surrounded by a lower bit line 210 and a word line 200. Above the
27 word line 200 is positioned a second MRAM memory cell 265, complete with a diode
28 260. The second MRAM memory cell 265 is capped by an upper bit line 210. The lower
29 MRAM memory cell 265 in FIG. 5 may be positioned in a first layer of the array 165
30 shown in FIG. 3 and the second MRAM memory cell 265 may be positioned in a second
31 layer that is stacked upon the first layer. Stacking memory cells, as shown in FIG. 5, can
32 increase the data storage density of a data storage device. Although MRAM memory
33 cells 265 are illustrated in FIG. 5, other types of resistive memory cells 170 may be used
34 in data storage devices. Also, more than two cells 170 may be stacked.

1 The circuit illustrated in FIG. 3 has previously been described, along with
2 additional components, in U.S. Patent No. 6,188,615 B1 to Perner et al. (the '615 patent).
3 The entire contents of the '615 patent are incorporated herein by reference. Circuit
4 components particularly relevant to the data storage device illustrated in FIG. 3 will be
5 discussed herein, with the understanding that any or all circuit components disclosed in
6 the '615 patent may be used in conjunction with the array 165.

7 In operation, the data storage device illustrated in FIG. 3 may apply a voltage (or a
8 ground) to the selected word line 180 with a voltage source 220. An additional voltage or
9 ground may be applied to the selected bit line 190 with the sense amplifier 230. Although
10 the bottom word line and left-most bit line are selected in FIG. 3, any bit line and word
11 line may be chosen and any of the resistive memory cells 170 may become the selected
12 resistive memory cell 175. Further, although only nine resistive memory cells 170 are
13 illustrated in FIG. 3, no restriction is made upon the number of resistive memory cells
14 170 that may be used in the data storage device.

15 The selected resistive memory cell 175, when it is an MRAM memory cell 265,
16 may be written to using the circuit by having currents passed from the circuit and through
17 the selected word line 180 and the selected bit line 190 connected to the MRAM memory
18 cell 265. Magnetic fields generated by the currents in the selected word line 180 and the
19 selected bit line 190, respectively, are then coupled into the soft ferromagnetic layer 150.
20 When the sum of the coupled magnetic fields exceeds a threshold value, the direction of
21 the magnetic field in the soft ferromagnetic layer 150 may be altered from a first direction
22 of magnetization to a second direction of magnetization. This alteration also changes the
23 cell resistance from a first resistance state to a second resistance state. In other words, the
24 circuit can apply sufficient current or energy to the selected word line 180 and the
25 selected bit line 190 to transform the selected resistive memory cell 175 from a first
26 resistance state to a second resistance state.

27 Also, if it is desired to write to all resistive memory cells 170, 175 at the same
28 time, an external magnetic field may be used. For example, a strong external magnetic
29 field may be used to set the direction of magnetization of the soft ferromagnetic layers
30 150 during the initial setup of the array 165.

31 The circuit electrically connected to the resistive memory cells 170 of the data
32 storage device can monitor the value of a signal current flowing through the selected
33 resistive memory cell 175. The signal current value can then be compared to an average
34 reference current value in order to determine which of the first resistance state or the

1 second resistance state the selected resistive memory cell 175 is in. This can be
2 accomplished by using the triple sample counter 240 and a triple sample sensing method.

3 According to the triple sample sensing method, after obtaining the signal current
4 value, the circuit obtains the average reference current value by placing the selected
5 resistive memory cell 175 in a known first resistance state, such as the least resistive state
6 or the state of greatest possible resistance. This may be done by altering the direction of
7 magnetization of the soft ferromagnetic layer 150 to be substantially either parallel or
8 anti-parallel to the direction of magnetization of the fixed ferromagnetic layer 130. The
9 circuit then records the value of a first reference current that flows through the selected
10 restrictive memory cell 175 while it is in the known first resistance state.

11 Then, the circuit places the selected restrictive memory cell 175 in a second
12 known resistance state, which is as opposed as possible to the resistance of the first
13 resistance state. For example, if the first resistance state is chosen to have the least
14 resistance, then the second resistance state may be chosen to provide the greatest possible
15 resistance. The circuit can then sense the value of the second reference current that flows
16 through the selected resistive memory cell 175, while it is in the second resistance state.

17 At that point, the circuit averages the values of the first reference current and of
18 the second referenced current to obtain an average reference current value. Then, the
19 originally monitored signal current value is compared to the average reference current
20 value to determine whether the selected resistive memory cell 175 stored a "0" or "1"
21 data bit.

22 The sensing of the various currents discussed above may be performed through
23 the sense amplifier 230, recorded through the triple sample counter 240, and emitted as an
24 output signal 250. In some cases, higher-order data bits, such as "2" or "3" data bits, may
25 also be stored in the data storage device, so long as the circuit is able to distinguish
26 between the characteristic resistances of the higher-order data bits.

27 Once an average reference current value has been determined and has been
28 compared to the originally monitored signal current value, the circuit can return the
29 selected resistive memory cell 175 to the state that emitted the originally monitored signal
30 current value. This effectively returns the selected resistive memory cell 175 to the state
31 that it was in before the average reference current value was determined via the triple
32 sample sensing method.

33 In alternate embodiments of the data storage device, the circuit can obtain the
34 average reference current value from an externally supplied source. Then, the average

1 reference value may be compared to the signal current value to determine whether the
2 selected resistive memory cell 175 is in the first or second resistance state.

3 According to yet other embodiments, the circuit can obtain the average reference
4 current value by monitoring resistive memory cells 170 other than the selected resistive
5 memory cell 175. More specifically, the circuit can sometimes determine the average
6 reference current value by performing portions of the triple sample sensing method on
7 one or more other resistive memory cells 170 in the array 165 illustrated in FIG. 3 and
8 can obtain an average reference current value to which the value of the current flowing
9 through the selected resistive memory cell 175 may be compared.

10 The diodes 260 that are illustrated in FIGS. 4 and 5 can reduce or prevent
11 undesired currents from flowing through unselected resistive memory cells 170 in the
12 array 165. The reasons for the reduction or prevention of undesired currents can be
13 understood by studying the equivalent circuit elements 185 in FIG. 3. These elements
14 represent the resistive memory cells 170 with diodes 260 that are connected in series and
15 may be implemented with conventional circuit components, as illustrated, or with any
16 type of circuit components configured to perform the same or equivalent functions.

17 In a data storage device, when the voltage source 220 applies a voltage to the
18 selected word line 180, current flows from the voltage source 220, through a low-
19 resistance sense path 262, and on to the sense amplifier 230 and the remainder of the
20 circuit. However, undesired current 270 that attempts to travel through unselected
21 resistive memory cells 170 electrically connected to the selected bit line 190 is
22 substantially prevented from doing so by the diode 260 in the resistive memory cell 170
23 illustrated above the selected resistive memory cell 175 in FIG. 3. Hence, the undesired
24 current 270 in the data storage device is reduced by the use of diodes 260

25 Another advantage of the data storage device illustrated in FIG. 3 is that the series
26 diodes 260 increase the effective impedance through the unselected memory cells 170.
27 The high impedance reduces the attenuation of the current sensed by the sense amplifier
28 230 and has been shown to reduce the sensor noise. Both effects combined yield a
29 greater signal-to-noise figure of merit in MRAM circuits with series diodes 260.

30 Yet another advantage or benefit of the series diodes is to improve write current
31 uniformity. This is accomplished because of the increased resistance through unselected
32 paths through the MRAM array during write operations.

33 FIGS. 6A-B illustrate a flowchart that includes steps of methods for operating data
34 storage devices that include resistive memory cells 170 with diodes 260. These methods

1 include the triple sample sensing method described above and may be used in conjunction
2 with MRAM memory cells 265 with series diodes 260.

3 The first step illustrated in FIGS. 6A-B, step 280, specifies that a set of diodes 260
4 be provided in a data storage device such as the device illustrated in FIG. 3. The diodes
5 260 may be electrically connected in series to a plurality of resistive memory cells 170 in
6 an array 165. One diode 260 may be connected to each resistive memory cell 170, which
7 may be an MRAM memory cell 265. However, not all resistive memory cells 170 need
8 to be connected to a diode 260.

9 Step 290 specifies that a signal current be sensed as it flows through a first
10 selected resistive memory cell 175 within the array 165. Step 300 then allows for a
11 determination to be made as to what kind of reference current value will be used to
12 determine whether the first selected resistive memory cell 175 contains a "0" or "1" data
13 bit. Specifically, a choice can be made between obtaining the reference current value
14 from an external source, an unselected resistive memory cell 170, or the selected resistive
15 memory cell 175.

16 If an external source is used to obtain the reference current value, then step 310,
17 merely specifies obtaining the reference current from the external source of choice. If an
18 unselected resistive memory cell 170 is to be used to determine the reference current
19 value, then step 320 specifies that one or more resistive memory cells 170 other than the
20 selected resistive memory cell 175 be monitored to obtain the reference current value.

21 If the selected resistive memory cell 175 is to be used to obtain an average
22 reference current value, then step 330 specifies that the selected resistive memory cell
23 175 be placed in the first resistance state. In other words, the first selected resistive
24 memory cell 175 should either be placed in the highest possible resistance state (e.g. anti-
25 parallel) or the lowest possible resistance state (e.g. parallel).

26 Step 340 then specifies that a first reference current be sensed while the first
27 selected resistive memory cell 175 is in the first resistance state. Then step 350 specifies
28 that the selected resistive memory cell 175 be placed in the second resistance state, where
29 resistance is maximally opposed to the resistance of the first resistance state. In other
30 words, if the first resistance state is chosen to be the state of highest resistance, then the
31 second resistance state should be the state of lowest possible resistance.

32 Step 360 then specifies that a second reference current be sensed while the
33 selected resistive memory cell 175 is in the second resistance state. Then, step 370
34 specifies that an average value of the first reference current and the second reference

1 current be obtained in order to generate an average reference current value. At that point,
2 step 380 specifies that the signal current originally detected in the first selected memory
3 cell be compared to the reference current found above, either through the first selected
4 resistive memory cell 175, an unselected resistive memory cell 170, or an external source.

5 In FIG. 6B, which is a continuation of the flowchart illustrated in FIG. 6A, step
6 390 specifies which of the first resistance state and the second resistance state the first
7 selected resistive memory cell 175 is in. This is done by comparing the value of the
8 signal current originally sensed in the first selected resistive memory cell 175 to the value
9 of the reference current or average reference current. If the reference current or average
10 reference current value is higher than the sensed current, then the first selected resistive
11 memory cell 175 may contain a "1" data bit. On the other hand, if the sensed current
12 value is lower than the reference current value, the first selected resistive memory cell
13 175 may contain a "0" data bit.

14 Once the value of the data bit has been determined, step 400 specifies that the first
15 selected resistive memory cell 175 be restored to the state that it was in before the first
16 reference current and the second reference current were sensed. If an external source 310
17 or an unselected memory cell 320 were used to determine the reference current value,
18 step 400 may not be applicable.

19 Finally, step 410 specifies that a signal current flowing through a second selected
20 resistive memory cell 175, positioned in a different layer of the array 165 than where the
21 first selected resistive memory cell 175 is positioned, be sensed. This optional step can
22 be used for data storage devices that include configurations such as those illustrated in
23 FIG. 5.

24 The forgoing detailed description has been given for understanding exemplary
25 implementations of data storage devices and methods for using data storage devices. No
26 unnecessary limitations should be understood therefrom, as modifications will be obvious
27 to those skilled in the art without departing from the scope of the appended claims and
28 their equivalents.